ABSTRACT This paper provides an analysis of the intrinsic factors influencing the temperature dependence of the I d −V ds −V gs characteristics of heterostructure Tunnel FETs based on GaSb/InAs tunneling junctions. The temperature dependence of energy bandgap, quantum confinement energy-shifts, and fermi-level position are quantified. There is significant cancellation among the various effects, such that the overall I d − V ds − V gs characteristics are expected to have remarkably small temperature dependence, of the order of 10 − 20 mV shift in V gs over the temperature range of 0 − 125 • C. Considerations are also discussed for representative extrinsic effects such as trap-assisted tunneling, which affect many experimental devices to a variable extent.
I. INTRODUCTION
Tunnel FETs (TFETs) are under active study for potential application in digital, analog and microwave circuits operating with low power supply voltages and low power dissipation [1] - [6] . Their projected subthreshold swing of well below 60mV per decade permits TFETs to respond sensitively to small input signals. For conventional Si MOSFETs operating at low voltages below threshold V TH , the drain current at a given V gs and V ds is highly temperature dependent. Representative curves are shown in Fig. 1 , corresponding to a 32nm nMOS device with V ds = 0.5V. The inset of Fig. 1 shows the temperature dependence of the subthreshold slope at a constant current level of 1µA/µm. In the subthreshold regime, the V gs needed to attain a given current level changes by as much as ∼ 1mV per degree, complicating circuit design. The corresponding current at a given voltage in the subthreshold regime can change by ×10. Temperature dependence for conventional MOSFETs results from the fact that current flow results from thermal activation of electrons over the barrier between source and channel, as well as from temperature dependent drift and diffusion in the channel. In TFETs, electrons reach the channel from the source by tunneling, which is in principle temperature independent, leading to expectations for considerably reduced temperature dependence of the current. On the other hand, in view of the increased sensitivity of drain current to V gs , it is highly desirable that the temperature sensitivity of V th (dV th /dT) have a particularly small value, in order to maintain a small value of dI d /dT at a fixed V gs . In this paper, the factors that influence the temperature dependence of I d vs V gs and V ds in Tunnel FETs are examined.
The primary device type examined in this paper is a double-gate heterojunction TFET based on GaSb/InAs materials, although the issues and conclusions can be readily generalized to different device structures. Multiple effects are shown to influence the characteristics, which in general cause opposite temperature-induced changes. In this study, we first focus on temperature effects on intrinsic band-to-band tunneling (BTBT) and exclude the effect of trap-assisted tunneling (TAT) to reveal the fundamental limitations for TFETs. We then extend the discussion to include the effects that may be expected with non-ideal TAT current.
The paper is organized as follows. In the first section, the device structure is introduced along with the basic parameters used for simulations. In the second section, various factors that contribute to the temperature dependence of the threshold voltage are described, from a conceptual perspective. The discussion is further expanded with details on the temperature dependence of conduction band edge shift for channel, quantum confinement, and the Fermi level position with reference to the source valence band. Their corresponding influences on the tunneling bandgap, the threshold voltage and the I d − V ds − V gs ) characteristics are presented in the third section. We expand our discussion to include the TAT and band tailing effects in the fourth section. The last section provides a summary of the work.
II. DEVICE STRUCTURE AND MODEL
A GaSb/InAs heterojunction double gate TFET is used as the prototype device for this study. The source is implemented with heavily doped p-type GaSb with heavy hole mass, m hh = 0.4m 0 and light hole mass, m lh = 0.05m 0 at 300 K [7] , [8] . The channel is made of intrinsic InAs, with effective electron mass of 0.0225m 0 at 300K [9] . A gate length of 20 nm and a device width of 5nm are set to maintain good electrostatics. On the drain side, a moderate doping of 2 × 10 17 cm −3 is used to avoid channel-to-drain tunneling in the off-state. An effective oxide thickness (EOT) of 0.5nm is used, achieved with a 2.5nm of high-k dielectric with dielectric constant of 19.5. I − V characteristics for devices of this structure have been previously reported [10] - [13] . In this work, detailed I ds − V gs − V ds curves are simulated using MATLAB. Figure 2 (a) provides a schematic cross-section of the device, while the assumed band lineups of the different materials used within it are shown in Fig. 2(b) . 
III. TEMPERATURE DEPENDENT FACTORS
In order to determine the I d behavior of the device, it is important to consider the temperature effects on the banddiagram of the transistors, particularly the tunneling window, E tun g and threshold voltage, V TH . The threshold voltage V TH for tunnel FET is defined as the minimum necessary V gs bias to align lowest available state in the conduction band of the channel to the edge of valence band of the source. This definition is valid when no band tail is present. In such a condition, a simple equation can be derived to determine the threshold voltage. Based on the schematic band diagram shown above, the threshold voltage may be expressed as:
Equation (1) has three temperature dependent terms: electron affinity (χ 0 ), Fermi level position with reference to source valence band edge (d 1 ), and the ground state energy level (E bnd ). The temperature dependence of the gate metal work function ( M ) is not considered in this paper.
To establish direct connection to the I-V characteristics of the TFET, we adopted the model provided by [10] , where the effective tunneling band gap E tun g for heterojunction tunneling is shown to be an important parameter for ON-state current density. The quantity is calculated by: (2) Given the small channel thickness considered in this study, the energy band gap term is not only affected by the displacement between the source valence band and channel conduction band edges, but also by the ground state energies due to the quantum confinement of carriers. Both parts are temperature dependent. The different effects considered are discussed in detail below. The combined effect is used to calculate the change in threshold voltage V TH and tunneling window. Two schematic band diagrams, one along the channel direction, and one perpendicular to the channel direction, are shown in Fig. 3 . The bias condition is set at V gs = V TH and V ds = 0V, such that the tunnel window is about to open. The quantity d 1 = E vs − E bnd−hh − E f is the Fermi-level position with reference to the edge of the source valence band; M is the work function of gate metal; χ 0 is electron affinity for channel material; E bnd−hh and E bnd−e are ground state energy levels due to quantum confinement effect for heavy holes in the source and for electrons in the channel; V ox is voltage drop across the oxide. When the source is heavily doped, i.e., d 1 is significant comparing to kT, the channel will have little mobile charge at V gs = V TH since E f will be below the first bound state in the channel conduction band by the same amount as d 1 . Thus, V ox becomes negligible and can be approximated to be zero in evaluating V TH , assuming the InAs body is lightly doped or undoped.
In the following, we provide detailed analysis of the individual factors that contribute to the temperature dependence of the threshold voltage, as indicated by (1). 
A. ELECTRON AFFINITY IN CHANNEL, χ 0
With an increase of temperature, the band gap of semiconductor decreases due to inter-atomic spacing expansion as temperature increases and can be calculated by an empirical equation [14] :
is band gap at T = 0K for the semiconductor, while α and β are empirical parameters that vary with the material. Following reported experimental results of [15] , α = 2.76·10 −4 eV/K and β = 83K for InAs and α = 3.78 · 10 −4 eV/K and β = 94K for GaSb are used in our simulation. The band gap shrinkage can be considered as an action of closing the gap between valence band and conduction band. To take this into account when evaluating the temperature dependence of electron affinity, χ 0 , we assigned a factor of 0.5 to account for the drop in conduction band energy as a function of temperature [16] ,
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(Yet the exact partitioning of the bandgap energy change between changes of conduction band and valence band energies in GaSb and InAs relative to the vacuum level is not known in detail). The temperature sensitivity of V TH due to the electron affinity can be readily derived as:
B. QUANTUM CONFINEMENT IN THE CHANNEL
In TFETs, quantum confinement plays an important role in determining the energy states in the conduction and valence bands, especially for the n-type III-V channel, owing to the small electron effective mass and the thin body. The temperature dependence of electron effective masses in III-V materials have been experimentally measured by magneto-phonon resonance (MPR) [9] , [17] , [18] and are relatively strong. Qualitatively speaking, with a decreased band gap value with increasing temperature, k·p theory predicts a decrease in effective mass. A linear function is adopted here to fit the experimental results of effective mass in [9] , and further used to estimate the dependence of ground state energy on temperature. The fitting is graphically shown in Fig. 4(a) . At elevated temperature, we expect an increase in ground state energy as effective mass decreases; this results in a higher threshold voltage. To calculate the bound state energies, a simple 1-D finite well model is applied for estimation of quantum confinement:
In (6), m * (0.0225m 0 @300K) is the temperature dependent effective mass of the channel; E bnd−e is the conduction band bound state energy to be calculated; t ch is the thickness of the device (5nm∼10nm); and b is the barrier height at channel/oxide interface (assumed to be 3.0eV). By numerically solving (6), with m* as an implicit function of temperature, the solutions are shown in Fig. 4(b) to characterize the T-dependence of the ground state energy (referenced to E c edge).
The temperature sensitivity of the ground state energy, as shown in (1), contributes to the overall temperature dependence of the threshold voltage:
The source side also experiences quantum confinement. However, it is not as pronounced as for the channel thanks to a much larger effective mass, m h ∼ 0.4m 0 , for GaSb valence band. Consequently, the effect of quantum confinement from the channel dominates.
C. FERMI LEVEL POSITION IN SOURCE, d 1
Although the quantum confinement effect in the p-type source is much smaller than that in n-type channel region because of large effective mass, temperature dependent Fermi-Dirac distribution affects the Fermi level position in the source more significantly, because of its degenerate doping and relatively small N v value. In 3D material, a T 3/2 density of states is added to account for temperature dependence on Fermi-Dirac distribution. In a highly-confined device, we consider the following two effects: 1) 2D density of states; 2) confined states of heavy holes and light holes, which need to be calculated separately. The equation to calculate the Fermi level position can thus be written as: 
Higher doping concentration would cause less fluctuation in Fermi level with varying temperature. The effect is illustrated in Fig. 5 .
For a p-type TFET, the source is usually heavily n-doped. However, the effective mass of electron for III-V materials m * e is much smaller than heavy hole mass, typically by one order of magnitude, which implies much less dependence of VOLUME 4, NO. 6, NOVEMBER 2016 419 d 1 on temperature with same source doping concentration. In a realistic design, however, the value of d 1 should be always kept around zero to achieve an optimized ON-state current by a lower source doping concentration [19] , which implies a similar change of d 1 with respect to temperature in p-type TFET.
IV. V TH , E TUN G , AND I D -V GS AT VARYING TEMPERATURES
With all the factors above considered, we combine the contributions to assess the overall temperature dependence of V TH .
The resultant temperature dependences of V th due to each term are illustrated in Fig. 6 . Based on the previous analysis, term χ 0 is mostly material dependent and there is little degree of design freedom to be adjusted once material system is chosen. However, the contribution of quantum confinement can be tuned by device thickness, and that of d 1 can be tuned by source doping level and device thickness.
To assess the temperature dependence of TFET current, we examine the temperature dependence of the proxy quantity, effective tunneling band gap, as described in (2) . The temperature sensitivity of E tun g is shown in Fig. 7 . As is demonstrated in Fig. 7 , quantum confinement effect and bulk band gap shrinkage have an opposite temperature dependence and cancel out, yielding a weak tunnel gap dependence on temperature.
Taking into consideration the temperature dependence of threshold voltage (V TH ) and of effective tunnel bandgap, one may further derive the I d −V gs characteristics as follows (with V ds = 0.3V is used, as a representative case).
Based on the (1) and (2), it is possible to design a TFET device with minimal temperature dependence for key parameters like V TH and E tun g by carefully choosing device thickness and source doping concentration, to employ the cancellation among the temperature dependences of various factors. In cases where we are more concerned about the leakage current range under varying temperature, V TH will be the primary focus for design optimization. As shown in (10), both source doping and device thickness are potential adjustable parameters. However, source doping is also an important factor determining optimized ON-state current: overly low doping causes a high valence band barrier in the source and limits the tunneling probability while overly high doping depletes the electrons at the source: in either case non-optimal doping level causes a reduction in the ON-state current. Therefore, a viable design would first identify appropriate source doping level to ensure adequately optimized ON current. With this premise, the device thickness becomes the major parameter for V TH optimization. Fig. 8 shows an optimization of V TH with respect to temperature by a tuning of device thickness. The decrease of on-current with decreasing thickness comes from wider effective tunnel gap as quantum confinement effect becomes enhanced.
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V. EXTRINSIC EFFECTS AND BANDTAILING
Experimental results published by several groups have shown that trap-assisted tunneling (TAT) is a major concern in TFETs, leading to high OFF current, degradation of the sub-threshold slope, and strong temperature dependence of I-V characteristics [20] - [24] . The traps are extrinsic effects, which in principle can be minimized by decreasing the densities of trap states. The relevant traps include 1) defect states within the bandgaps of the materials used for source and channel; and 2) defects located at the interfaces between the dielectrics and the semiconductors. Bulk oxide traps that interact with the channel may also play a role [25] . A general theory to describe the energy distributions and effect on tunneling current of these states is lacking. Representative characteristics have been simulated in our work by considering that current flow proceeds by tunneling from a state in the valence band of the source to a trap state below the conduction band of the channel, followed by thermal excitation of the electron from the trap state to the conduction band. The temperature dependence of such a process is strongly influenced by the depth of the trap state relative to the conduction band of the channel. Representative I − V characteristics computed by Sentaurus [16] using dynamic nonlocal trap-assisted-tunneling physics are shown in Fig. 9 (a), using parameters m t = 0.1m 0 , E trap = 80meV below E c of InAs. By assuming a cross-section of σ = 10 −14 cm 2 , thermal velocity of v th = 10 7 cm/s and trap volumetric density of N t = 10 17 cm −3 , an effective time constant of τ = (σ v th N t ) −1 = 10 −10 s is calculated. Simulations reveal that trap-assisted-tunneling mainly affects the current leakage floor, and has little effect on subthreshold-slope before turn on. The study reported in [26] also arrives at a similar conclusion when the trap density is small. By numerically varying the trap energy level at 300K with the same time constant, our simulations indicate that there exists a trap level which contributes most to the leakage current in Fig. 9(b) . In this case, a trap level 80meV below E c of the channel contributes most to the leakage current. This is in analogy with the canonical Shockley-Read-Hall physics, where net generation / recombination rate will be maximized when E trap is at the intrinsic level for τ n = τ p . In this case, the rate is determined by the balanced transport of electrons from source E v to traps, and from traps to channel E c ; the trap site which contributes most would lie somewhere in between source E v and channel E c , or equivalently in the middle of the tunnel band gap.
To relate these simulations to experimental results, we note that in [27] , for Si/SiGe heterojunction TFETs, trapassisted tunneling affects subthreshold slope greatly, unlike the present simulations. This is due to the relatively low I ON contribution from band-to-band tunneling (BTBT) in the Si/SiGe case, resulting from the low tunneling probability in this system. In staggered band heterostructures, I ON is increased to 10µA/µm or above, while TAT current still remains in the range of 1nA/µm. We further note that for homo-junction Ge TFETs, it was shown that trap-assisted tunneling from bulk semiconductor traps has a small impact on overall TFET I-V characteristics. The influence from trapassisted tunneling can be further suppressed by reducing the device thickness to 5nm [28] . These experimental results from other material systems are consistent with our study in the hetero-junction TFET instance, in that the trap-assisted tunneling current does not significantly alter the subthreshold slope when there is sufficiently large on-state current; instead, it elevates the OFF-current floor. In addition to the TAT, traps can degrade the gate efficiency as in a standard MOSFET, by electrostatically shielding the gate potential from the channel. This is often considered to be a significant degradation factor for subthreshold swing [24] , [28] .
Besides the trap-assisted tunneling, band tail effects from other mechanisms could also degrade the sub-threshold slope. Although there have been a variety of studies describing band tails from heavy doping and from electronphonon interactions [29] , [30] , their effect on the TFET characteristics remains to be studied both theoretically and experimentally and is beyond the scope of this paper. 
VI. CONCLUSION
In this paper, the effects of temperature on band-to-band tunneling mechanisms in a TFET have been described. 
